patch-2.4.22 linux-2.4.22/arch/mips/mm/c-r4k.c
Next file: linux-2.4.22/arch/mips/mm/c-r5432.c
Previous file: linux-2.4.22/arch/mips/mm/c-r3k.c
Back to the patch index
Back to the overall index
- Lines: 2414
- Date:
2003-08-25 04:44:40.000000000 -0700
- Orig file:
linux-2.4.21/arch/mips/mm/c-r4k.c
- Orig date:
2002-11-28 15:53:10.000000000 -0800
diff -urN linux-2.4.21/arch/mips/mm/c-r4k.c linux-2.4.22/arch/mips/mm/c-r4k.c
@@ -3,44 +3,51 @@
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
- * r4xx0.c: R4000 processor variant specific MMU/Cache routines.
- *
* Copyright (C) 1996 David S. Miller (dm@engr.sgi.com)
- * Copyright (C) 1997, 1998, 1999, 2000 Ralf Baechle ralf@gnu.org
- *
- * To do:
- *
- * - this code is a overbloated pig
- * - many of the bug workarounds are not efficient at all, but at
- * least they are functional ...
+ * Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002 Ralf Baechle (ralf@gnu.org)
+ * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
*/
#include <linux/config.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/mm.h>
+#include <linux/bitops.h>
+#include <asm/bcache.h>
#include <asm/bootinfo.h>
+#include <asm/cacheops.h>
#include <asm/cpu.h>
-#include <asm/bcache.h>
#include <asm/io.h>
#include <asm/page.h>
#include <asm/pgtable.h>
+#include <asm/r4kcache.h>
#include <asm/system.h>
#include <asm/mmu_context.h>
#include <asm/war.h>
-/* Primary cache parameters. */
-static int icache_size, dcache_size; /* Size in bytes */
-static int ic_lsize, dc_lsize; /* LineSize in bytes */
-
-/* Secondary cache (if present) parameters. */
-static unsigned int scache_size, sc_lsize; /* Again, in bytes */
-
-#include <asm/cacheops.h>
-#include <asm/r4kcache.h>
+static unsigned long icache_size, dcache_size, scache_size;
-#undef DEBUG_CACHE
+extern void andes_clear_page(void * page);
+extern void r4k_clear_page32_d16(void * page);
+extern void r4k_clear_page32_d32(void * page);
+extern void r4k_clear_page_d16(void * page);
+extern void r4k_clear_page_d32(void * page);
+extern void r4k_clear_page_r4600_v1(void * page);
+extern void r4k_clear_page_r4600_v2(void * page);
+extern void r4k_clear_page_s16(void * page);
+extern void r4k_clear_page_s32(void * page);
+extern void r4k_clear_page_s64(void * page);
+extern void r4k_clear_page_s128(void * page);
+extern void andes_copy_page(void * to, void * from);
+extern void r4k_copy_page_d16(void * to, void * from);
+extern void r4k_copy_page_d32(void * to, void * from);
+extern void r4k_copy_page_r4600_v1(void * to, void * from);
+extern void r4k_copy_page_r4600_v2(void * to, void * from);
+extern void r4k_copy_page_s16(void * to, void * from);
+extern void r4k_copy_page_s32(void * to, void * from);
+extern void r4k_copy_page_s64(void * to, void * from);
+extern void r4k_copy_page_s128(void * to, void * from);
/*
* Dummy cache handling routines for machines without boardcaches
@@ -48,884 +55,386 @@
static void no_sc_noop(void) {}
static struct bcache_ops no_sc_ops = {
- (void *)no_sc_noop, (void *)no_sc_noop,
- (void *)no_sc_noop, (void *)no_sc_noop
+ .bc_enable = (void *)no_sc_noop,
+ .bc_disable = (void *)no_sc_noop,
+ .bc_wback_inv = (void *)no_sc_noop,
+ .bc_inv = (void *)no_sc_noop
};
struct bcache_ops *bcops = &no_sc_ops;
-/*
- * On processors with QED R4600 style two set assosicative cache
- * this is the bit which selects the way in the cache for the
- * indexed cachops.
- */
-#define icache_waybit (icache_size >> 1)
-#define dcache_waybit (dcache_size >> 1)
+#define R4600_HIT_CACHEOP_WAR_IMPL \
+do { \
+ if (R4600_V2_HIT_CACHEOP_WAR && \
+ (read_c0_prid() & 0xfff0) == 0x2020) { /* R4600 V2.0 */\
+ *(volatile unsigned long *)KSEG1; \
+ } \
+ if (R4600_V1_HIT_CACHEOP_WAR) \
+ __asm__ __volatile__("nop;nop;nop;nop"); \
+} while (0)
-/*
- * If you think for one second that this stuff coming up is a lot
- * of bulky code eating too many kernel cache lines. Think _again_.
- *
- * Consider:
- * 1) Taken branches have a 3 cycle penalty on R4k
- * 2) The branch itself is a real dead cycle on even R4600/R5000.
- * 3) Only one of the following variants of each type is even used by
- * the kernel based upon the cache parameters we detect at boot time.
- *
- * QED.
- */
-
-static inline void r4k_flush_cache_all_s16d16i16(void)
+static void r4k_blast_dcache_page(unsigned long addr)
{
- blast_dcache16(); blast_icache16(); blast_scache16();
-}
+ static void *l = &&init;
+ unsigned long dc_lsize;
-static inline void r4k_flush_cache_all_s32d16i16(void)
-{
- blast_dcache16(); blast_icache16(); blast_scache32();
-}
+ goto *l;
-static inline void r4k_flush_cache_all_s64d16i16(void)
-{
- blast_dcache16(); blast_icache16(); blast_scache64();
-}
+dc_16:
+ blast_dcache16_page(addr);
+ return;
-static inline void r4k_flush_cache_all_s128d16i16(void)
-{
- blast_dcache16(); blast_icache16(); blast_scache128();
-}
+dc_32:
+ R4600_HIT_CACHEOP_WAR_IMPL;
+ blast_dcache32_page(addr);
+ return;
-static inline void r4k_flush_cache_all_s32d32i32(void)
-{
- blast_dcache32(); blast_icache32(); blast_scache32();
-}
+init:
+ dc_lsize = current_cpu_data.dcache.linesz;
-static inline void r4k_flush_cache_all_s64d32i32(void)
-{
- blast_dcache32(); blast_icache32(); blast_scache64();
+ if (dc_lsize == 16)
+ l = &&dc_16;
+ else if (dc_lsize == 32)
+ l = &&dc_32;
+ goto *l;
}
-static inline void r4k_flush_cache_all_s128d32i32(void)
+static void r4k_blast_dcache_page_indexed(unsigned long addr)
{
- blast_dcache32(); blast_icache32(); blast_scache128();
-}
+ static void *l = &&init;
+ unsigned long dc_lsize;
-static inline void r4k_flush_cache_all_d16i16(void)
-{
- blast_dcache16(); blast_icache16();
-}
+ goto *l;
-static inline void r4k_flush_cache_all_d32i32(void)
-{
- blast_dcache32(); blast_icache32();
-}
+dc_16:
+ blast_dcache16_page_indexed(addr);
+ return;
-static void
-r4k_flush_cache_range_s16d16i16(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
-{
- struct vm_area_struct *vma;
+dc_32:
+ blast_dcache32_page_indexed(addr);
+ return;
- if (mm->context == 0)
- return;
+init:
+ dc_lsize = current_cpu_data.dcache.linesz;
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s16d16i16();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while (start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache16_page(start);
- start += PAGE_SIZE;
- }
- }
- }
+ if (dc_lsize == 16)
+ l = &&dc_16;
+ else if (dc_lsize == 32)
+ l = &&dc_32;
+ goto *l;
}
-static void
-r4k_flush_cache_range_s32d16i16(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
+static void r4k_blast_dcache(void)
{
- struct vm_area_struct *vma;
+ static void *l = &&init;
+ unsigned long dc_lsize;
- if (mm->context == 0)
- return;
+ goto *l;
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s32d16i16();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache32_page(start);
- start += PAGE_SIZE;
- }
- }
- }
-}
+dc_16:
+ blast_dcache16();
+ return;
-static void r4k_flush_cache_range_s64d16i16(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
-{
- struct vm_area_struct *vma;
+dc_32:
+ blast_dcache32();
+ return;
- if (mm->context == 0)
- return;
+init:
+ dc_lsize = current_cpu_data.dcache.linesz;
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if(vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s64d16i16();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache64_page(start);
- start += PAGE_SIZE;
- }
- }
- }
+ if (dc_lsize == 16)
+ l = &&dc_16;
+ else if (dc_lsize == 32)
+ l = &&dc_32;
+ goto *l;
}
-static void r4k_flush_cache_range_s128d16i16(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
-{
- struct vm_area_struct *vma;
-
- if (mm->context == 0)
- return;
+/* force code alignment (used for TX49XX_ICACHE_INDEX_INV_WAR) */
+#define JUMP_TO_ALIGN(order) \
+ __asm__ __volatile__( \
+ "b\t1f\n\t" \
+ ".align\t" #order "\n\t" \
+ "1:\n\t" \
+ )
+#define CACHE32_UNROLL32_ALIGN JUMP_TO_ALIGN(10) /* 32 * 32 = 1024 */
+#define CACHE32_UNROLL32_ALIGN2 JUMP_TO_ALIGN(11)
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s128d16i16();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache128_page(start);
- start += PAGE_SIZE;
- }
- }
- }
-}
-
-static void r4k_flush_cache_range_s32d32i32(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
+static inline void tx49_blast_icache32(void)
{
- struct vm_area_struct *vma;
-
- if (mm->context == 0)
- return;
+ unsigned long start = KSEG0;
+ unsigned long end = start + current_cpu_data.icache.waysize;
+ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
+ unsigned long ws_end = current_cpu_data.icache.ways <<
+ current_cpu_data.icache.waybit;
+ unsigned long ws, addr;
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s32d32i32();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache32_page(start);
- start += PAGE_SIZE;
- }
- }
- }
+ CACHE32_UNROLL32_ALIGN2;
+ /* I'm in even chunk. blast odd chunks */
+ for (ws = 0; ws < ws_end; ws += ws_inc)
+ for (addr = start + 0x400; addr < end; addr += 0x400 * 2)
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
+ CACHE32_UNROLL32_ALIGN;
+ /* I'm in odd chunk. blast even chunks */
+ for (ws = 0; ws < ws_end; ws += ws_inc)
+ for (addr = start; addr < end; addr += 0x400 * 2)
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
}
-static void r4k_flush_cache_range_s64d32i32(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
+static inline void tx49_blast_icache32_page_indexed(unsigned long page)
{
- struct vm_area_struct *vma;
+ unsigned long start = page;
+ unsigned long end = start + PAGE_SIZE;
+ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit;
+ unsigned long ws_end = current_cpu_data.icache.ways <<
+ current_cpu_data.icache.waybit;
+ unsigned long ws, addr;
- if (mm->context == 0)
- return;
-
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s64d32i32();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache64_page(start);
- start += PAGE_SIZE;
- }
- }
- }
+ CACHE32_UNROLL32_ALIGN2;
+ /* I'm in even chunk. blast odd chunks */
+ for (ws = 0; ws < ws_end; ws += ws_inc)
+ for (addr = start + 0x400; addr < end; addr += 0x400 * 2)
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
+ CACHE32_UNROLL32_ALIGN;
+ /* I'm in odd chunk. blast even chunks */
+ for (ws = 0; ws < ws_end; ws += ws_inc)
+ for (addr = start; addr < end; addr += 0x400 * 2)
+ cache32_unroll32(addr|ws,Index_Invalidate_I);
}
-static void r4k_flush_cache_range_s128d32i32(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
+static void r4k_blast_icache_page(unsigned long addr)
{
- struct vm_area_struct *vma;
+ unsigned long ic_lsize = current_cpu_data.icache.linesz;
+ static void *l = &&init;
- if (mm->context == 0)
- return;
+ goto *l;
- start &= PAGE_MASK;
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- vma = find_vma(mm, start);
- if (vma) {
- if (mm->context != current->active_mm->context) {
- r4k_flush_cache_all_s128d32i32();
- } else {
- pgd_t *pgd;
- pmd_t *pmd;
- pte_t *pte;
-
- while(start < end) {
- pgd = pgd_offset(mm, start);
- pmd = pmd_offset(pgd, start);
- pte = pte_offset(pmd, start);
-
- if(pte_val(*pte) & _PAGE_VALID)
- blast_scache128_page(start);
- start += PAGE_SIZE;
- }
- }
- }
-}
+ic_16:
+ blast_icache16_page(addr);
+ return;
-static void r4k_flush_cache_range_d16i16(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- blast_dcache16(); blast_icache16();
- }
-}
+ic_32:
+ blast_icache32_page(addr);
+ return;
-static void r4k_flush_cache_range_d32i32(struct mm_struct *mm,
- unsigned long start,
- unsigned long end)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("crange[%d,%08lx,%08lx]", (int)mm->context, start, end);
-#endif
- blast_dcache32(); blast_icache32();
- }
-}
+ic_64:
+ blast_icache64_page(addr);
+ return;
-/*
- * On architectures like the Sparc, we could get rid of lines in
- * the cache created only by a certain context, but on the MIPS
- * (and actually certain Sparc's) we cannot.
- */
-static void r4k_flush_cache_mm_s16d16i16(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s16d16i16();
- }
+init:
+ if (ic_lsize == 16)
+ l = &&ic_16;
+ else if (ic_lsize == 32)
+ l = &&ic_32;
+ else if (ic_lsize == 64)
+ l = &&ic_64;
+ goto *l;
}
-static void r4k_flush_cache_mm_s32d16i16(struct mm_struct *mm)
+static void r4k_blast_icache_page_indexed(unsigned long addr)
{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s32d16i16();
- }
-}
+ unsigned long ic_lsize = current_cpu_data.icache.linesz;
+ static void *l = &&init;
-static void r4k_flush_cache_mm_s64d16i16(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s64d16i16();
- }
-}
+ goto *l;
-static void r4k_flush_cache_mm_s128d16i16(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s128d16i16();
- }
-}
+ic_16:
+ blast_icache16_page_indexed(addr);
+ return;
-static void r4k_flush_cache_mm_s32d32i32(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s32d32i32();
- }
-}
+ic_32:
+ blast_icache32_page_indexed(addr);
+ return;
-static void r4k_flush_cache_mm_s64d32i32(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s64d32i32();
- }
-}
+ic_64:
+ blast_icache64_page_indexed(addr);
+ return;
-static void r4k_flush_cache_mm_s128d32i32(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_s128d32i32();
- }
-}
+ic_32_tx49:
+ tx49_blast_icache32_page_indexed(addr);
+ return;
-static void r4k_flush_cache_mm_d16i16(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_d16i16();
- }
-}
-
-static void r4k_flush_cache_mm_d32i32(struct mm_struct *mm)
-{
- if (mm->context != 0) {
-#ifdef DEBUG_CACHE
- printk("cmm[%d]", (int)mm->context);
-#endif
- r4k_flush_cache_all_d32i32();
- }
+init:
+ if (ic_lsize == 16)
+ l = &&ic_16;
+ else if (ic_lsize == 32)
+ if (TX49XX_ICACHE_INDEX_INV_WAR)
+ l = &&ic_32_tx49;
+ else
+ l = &&ic_32;
+ else if (ic_lsize == 64)
+ l = &&ic_64;
+ goto *l;
}
-static void r4k_flush_cache_page_s16d16i16(struct vm_area_struct *vma,
- unsigned long page)
+static void r4k_blast_icache(void)
{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
+ unsigned long ic_lsize = current_cpu_data.icache.linesz;
+ static void *l = &&init;
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
+ goto *l;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+ic_16:
+ blast_icache16();
+ return;
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
+ic_32:
+ blast_icache32();
+ return;
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache16_page_indexed(page);
- blast_scache16_page_indexed(page);
- } else
- blast_scache16_page(page);
-out:
-}
+ic_64:
+ blast_icache64();
+ return;
-static void r4k_flush_cache_page_s32d16i16(struct vm_area_struct *vma,
- unsigned long page)
-{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
-
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
-
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+ic_32_tx49:
+ tx49_blast_icache32();
+ return;
- /* If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
-
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache16_page_indexed(page);
- blast_scache32_page_indexed(page);
- } else
- blast_scache32_page(page);
-out:
-}
-
-static void r4k_flush_cache_page_s64d16i16(struct vm_area_struct *vma,
- unsigned long page)
-{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
-
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
-
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
-
- /* If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
-
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache16_page_indexed(page);
- blast_scache64_page_indexed(page);
- } else
- blast_scache64_page(page);
-out:
+init:
+ if (ic_lsize == 16)
+ l = &&ic_16;
+ else if (ic_lsize == 32)
+ if (TX49XX_ICACHE_INDEX_INV_WAR)
+ l = &&ic_32_tx49;
+ else
+ l = &&ic_32;
+ else if (ic_lsize == 64)
+ l = &&ic_64;
+ goto *l;
}
-static void r4k_flush_cache_page_s128d16i16(struct vm_area_struct *vma,
- unsigned long page)
+static void r4k_blast_scache_page(unsigned long addr)
{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
+ unsigned long sc_lsize = current_cpu_data.scache.linesz;
+ static void *l = &&init;
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
+ goto *l;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+sc_16:
+ blast_scache16_page(addr);
+ return;
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
+sc_32:
+ blast_scache32_page(addr);
+ return;
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache16_page_indexed(page);
- blast_scache128_page_indexed(page);
- } else
- blast_scache128_page(page);
-out:
-}
-
-static void r4k_flush_cache_page_s32d32i32(struct vm_area_struct *vma,
- unsigned long page)
-{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
-
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
-
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+sc_64:
+ blast_scache64_page(addr);
+ return;
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
+sc_128:
+ blast_scache128_page(addr);
+ return;
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache32_page_indexed(page);
- blast_scache32_page_indexed(page);
- } else
- blast_scache32_page(page);
-out:
+init:
+ if (sc_lsize == 16)
+ l = &&sc_16;
+ else if (sc_lsize == 32)
+ l = &&sc_32;
+ else if (sc_lsize == 64)
+ l = &&sc_64;
+ else if (sc_lsize == 128)
+ l = &&sc_128;
+ goto *l;
}
-static void r4k_flush_cache_page_s64d32i32(struct vm_area_struct *vma,
- unsigned long page)
+static void r4k_blast_scache(void)
{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
+ unsigned long sc_lsize = current_cpu_data.scache.linesz;
+ static void *l = &&init;
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
-
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
-
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
-
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache32_page_indexed(page);
- blast_scache64_page_indexed(page);
- } else
- blast_scache64_page(page);
-out:
-}
+ goto *l;
-static void r4k_flush_cache_page_s128d32i32(struct vm_area_struct *vma,
- unsigned long page)
-{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
+sc_16:
+ blast_scache16();
+ return;
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
- return;
+sc_32:
+ blast_scache32();
+ return;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+sc_64:
+ blast_scache64();
+ return;
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
+sc_128:
+ blast_scache128();
+ return;
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm->context != current->active_mm->context) {
- /* Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (scache_size - 1)));
- blast_dcache32_page_indexed(page);
- blast_scache128_page_indexed(page);
- } else
- blast_scache128_page(page);
-out:
+init:
+ if (sc_lsize == 16)
+ l = &&sc_16;
+ else if (sc_lsize == 32)
+ l = &&sc_32;
+ else if (sc_lsize == 64)
+ l = &&sc_64;
+ else if (sc_lsize == 128)
+ l = &&sc_128;
+ goto *l;
}
-static void r4k_flush_cache_page_d16i16(struct vm_area_struct *vma,
- unsigned long page)
-{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
-
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
+static void r4k_flush_cache_all(void)
+{
+ if (!cpu_has_dc_aliases)
return;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+ r4k_blast_dcache();
+ r4k_blast_icache();
+}
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_VALID))
- goto out;
+static void r4k___flush_cache_all(void)
+{
+ r4k_blast_dcache();
+ r4k_blast_icache();
- /*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
- */
- if (mm == current->active_mm) {
- blast_dcache16_page(page);
- } else {
- /* Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (dcache_size - 1)));
- blast_dcache16_page_indexed(page);
+ switch (current_cpu_data.cputype) {
+ case CPU_R4000SC:
+ case CPU_R4000MC:
+ case CPU_R4400SC:
+ case CPU_R4400MC:
+ case CPU_R10000:
+ case CPU_R12000:
+ r4k_blast_scache();
}
-out:
}
-static void r4k_flush_cache_page_d32i32(struct vm_area_struct *vma,
- unsigned long page)
+static void r4k_flush_cache_range(struct mm_struct *mm,
+ unsigned long start, unsigned long end)
{
- struct mm_struct *mm = vma->vm_mm;
- pgd_t *pgdp;
- pmd_t *pmdp;
- pte_t *ptep;
+ if (!cpu_has_dc_aliases)
+ return;
- /*
- * If ownes no valid ASID yet, cannot possibly have gotten
- * this page into the cache.
- */
- if (mm->context == 0)
+ if (cpu_context(smp_processor_id(), mm) != 0) {
+ r4k_blast_dcache();
+ r4k_blast_icache();
+ }
+}
+
+static void r4k_flush_cache_mm(struct mm_struct *mm)
+{
+ if (!cpu_has_dc_aliases)
return;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
- page &= PAGE_MASK;
- pgdp = pgd_offset(mm, page);
- pmdp = pmd_offset(pgdp, page);
- ptep = pte_offset(pmdp, page);
+ if (!cpu_context(smp_processor_id(), mm))
+ return;
- /*
- * If the page isn't marked valid, the page cannot possibly be
- * in the cache.
- */
- if (!(pte_val(*ptep) & _PAGE_PRESENT))
- goto out;
+ r4k_blast_dcache();
+ r4k_blast_icache();
/*
- * Doing flushes for another ASID than the current one is
- * too difficult since stupid R4k caches do a TLB translation
- * for every cache flush operation. So we do indexed flushes
- * in that case, which doesn't overly flush the cache too much.
+ * Kludge alert. For obscure reasons R4000SC and R4400SC go nuts if we
+ * only flush the primary caches but R10000 and R12000 behave sane ...
*/
- if ((mm == current->active_mm) && (pte_val(*ptep) & _PAGE_VALID)) {
- blast_dcache32_page(page);
- } else {
- /*
- * Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (dcache_size - 1)));
- blast_dcache32_page_indexed(page);
- }
-out:
+ if (current_cpu_data.cputype == CPU_R4000SC ||
+ current_cpu_data.cputype == CPU_R4000MC ||
+ current_cpu_data.cputype == CPU_R4400SC ||
+ current_cpu_data.cputype == CPU_R4400MC)
+ r4k_blast_scache();
}
-static void r4k_flush_cache_page_d32i32_r4600(struct vm_area_struct *vma,
- unsigned long page)
+static void r4k_flush_cache_page(struct vm_area_struct *vma,
+ unsigned long page)
{
+ int exec = vma->vm_flags & VM_EXEC;
struct mm_struct *mm = vma->vm_mm;
pgd_t *pgdp;
pmd_t *pmdp;
@@ -935,12 +444,9 @@
* If ownes no valid ASID yet, cannot possibly have gotten
* this page into the cache.
*/
- if (mm->context == 0)
+ if (cpu_context(smp_processor_id(), mm) == 0)
return;
-#ifdef DEBUG_CACHE
- printk("cpage[%d,%08lx]", (int)mm->context, page);
-#endif
page &= PAGE_MASK;
pgdp = pgd_offset(mm, page);
pmdp = pmd_offset(pgdp, page);
@@ -951,7 +457,7 @@
* in the cache.
*/
if (!(pte_val(*ptep) & _PAGE_PRESENT))
- goto out;
+ return;
/*
* Doing flushes for another ASID than the current one is
@@ -960,195 +466,215 @@
* in that case, which doesn't overly flush the cache too much.
*/
if ((mm == current->active_mm) && (pte_val(*ptep) & _PAGE_VALID)) {
- blast_dcache32_page(page);
- } else {
- /* Do indexed flush, too much work to get the (possible)
- * tlb refills to work correctly.
- */
- page = (KSEG0 + (page & (dcache_size - 1)));
- blast_dcache32_page_indexed(page);
- blast_dcache32_page_indexed(page ^ dcache_waybit);
- }
-out:
-}
-
-/* If the addresses passed to these routines are valid, they are
- * either:
- *
- * 1) In KSEG0, so we can do a direct flush of the page.
- * 2) In KSEG2, and since every process can translate those
- * addresses all the time in kernel mode we can do a direct
- * flush.
- * 3) In KSEG1, no flush necessary.
- */
-static void r4k_flush_page_to_ram_s16(struct page *page)
-{
- blast_scache16_page((unsigned long)page_address(page));
-}
-
-static void r4k_flush_page_to_ram_s32(struct page *page)
-{
- blast_scache32_page((unsigned long)page_address(page));
-}
+ if (cpu_has_dc_aliases || (exec && !cpu_has_ic_fills_f_dc))
+ r4k_blast_dcache_page(page);
+ if (exec)
+ r4k_blast_icache_page(page);
-static void r4k_flush_page_to_ram_s64(struct page *page)
-{
- blast_scache64_page((unsigned long)page_address(page));
-}
+ return;
+ }
-static void r4k_flush_page_to_ram_s128(struct page *page)
-{
- blast_scache128_page((unsigned long)page_address(page));
-}
+ /*
+ * Do indexed flush, too much work to get the (possible) TLB refills
+ * to work correctly.
+ */
+ page = (KSEG0 + (page & (dcache_size - 1)));
+ if (cpu_has_dc_aliases || (exec && !cpu_has_ic_fills_f_dc))
+ r4k_blast_dcache_page_indexed(page);
+ if (exec) {
+ if (cpu_has_vtag_icache) {
+ int cpu = smp_processor_id();
-static void r4k_flush_page_to_ram_d16(struct page *page)
-{
- blast_dcache16_page((unsigned long)page_address(page));
+ if (cpu_context(cpu, vma->vm_mm) != 0)
+ drop_mmu_context(vma->vm_mm, cpu);
+ } else
+ r4k_blast_icache_page_indexed(page);
+ }
}
-static void r4k_flush_page_to_ram_d32(struct page *page)
+static void r4k_flush_data_cache_page(unsigned long addr)
{
- blast_dcache32_page((unsigned long)page_address(page));
+ r4k_blast_dcache_page(addr);
}
-static void r4k_flush_page_to_ram_d32_r4600(struct page *page)
+static void r4k_flush_icache_range(unsigned long start, unsigned long end)
{
-#ifdef R4600_V1_HIT_DCACHE_WAR
- unsigned long flags;
+ unsigned long dc_lsize = current_cpu_data.dcache.linesz;
+ unsigned long addr, aend;
- __save_and_cli(flags);
- __asm__ __volatile__("nop;nop;nop;nop");
-#endif
- blast_dcache32_page((unsigned long)page_address(page));
-#ifdef R4600_V1_HIT_DCACHE_WAR
- __restore_flags(flags);
-#endif
-}
+ if (!cpu_has_ic_fills_f_dc) {
+ if (end - start > dcache_size)
+ r4k_blast_dcache();
+ else {
+ addr = start & ~(dc_lsize - 1);
+ aend = (end - 1) & ~(dc_lsize - 1);
-static void
-r4k_flush_icache_page_s(struct vm_area_struct *vma, struct page *page)
-{
- /*
- * We did an scache flush therefore PI is already clean.
- */
-}
+ while (1) {
+ /* Hit_Writeback_Inv_D */
+ protected_writeback_dcache_line(addr);
+ if (addr == aend)
+ break;
+ addr += dc_lsize;
+ }
+ }
+ }
-static void
-r4k_flush_icache_range(unsigned long start, unsigned long end)
-{
- flush_cache_all();
+ if (end - start > icache_size)
+ r4k_blast_icache();
+ else {
+ addr = start & ~(dc_lsize - 1);
+ aend = (end - 1) & ~(dc_lsize - 1);
+ while (1) {
+ /* Hit_Invalidate_I */
+ protected_flush_icache_line(addr);
+ if (addr == aend)
+ break;
+ addr += dc_lsize;
+ }
+ }
}
/*
* Ok, this seriously sucks. We use them to flush a user page but don't
* know the virtual address, so we have to blast away the whole icache
- * which is significantly more expensive than the real thing.
+ * which is significantly more expensive than the real thing. Otoh we at
+ * least know the kernel address of the page so we can flush it
+ * selectivly.
*/
-static void
-r4k_flush_icache_page_p(struct vm_area_struct *vma, struct page *page)
+static void r4k_flush_icache_page(struct vm_area_struct *vma,
+ struct page *page)
{
+ /*
+ * If there's no context yet, or the page isn't executable, no icache
+ * flush is needed.
+ */
if (!(vma->vm_flags & VM_EXEC))
return;
- flush_cache_all();
+ /*
+ * Tricky ... Because we don't know the virtual address we've got the
+ * choice of either invalidating the entire primary and secondary
+ * caches or invalidating the secondary caches also. With the subset
+ * enforcment on R4000SC, R4400SC, R10000 and R12000 invalidating the
+ * secondary cache will result in any entries in the primary caches
+ * also getting invalidated which hopefully is a bit more economical.
+ */
+ if (cpu_has_subset_pcaches) {
+ unsigned long addr = (unsigned long) page_address(page);
+ r4k_blast_scache_page(addr);
+
+ return;
+ }
+
+ if (!cpu_has_ic_fills_f_dc) {
+ unsigned long addr = (unsigned long) page_address(page);
+ r4k_blast_dcache_page(addr);
+ }
+
+ /*
+ * We're not sure of the virtual address(es) involved here, so
+ * we have to flush the entire I-cache.
+ */
+ if (cpu_has_vtag_icache) {
+ int cpu = smp_processor_id();
+
+ if (cpu_context(cpu, vma->vm_mm) != 0)
+ drop_mmu_context(vma->vm_mm, cpu);
+ } else
+ r4k_blast_icache();
}
-static void
-r4k_dma_cache_wback_inv_pc(unsigned long addr, unsigned long size)
+#ifdef CONFIG_NONCOHERENT_IO
+
+static void r4k_dma_cache_wback_inv(unsigned long addr, unsigned long size)
{
unsigned long end, a;
- unsigned int flags;
+ if (cpu_has_subset_pcaches) {
+ unsigned long sc_lsize = current_cpu_data.scache.linesz;
+
+ if (size >= scache_size) {
+ r4k_blast_scache();
+ return;
+ }
+
+ a = addr & ~(sc_lsize - 1);
+ end = (addr + size - 1) & ~(sc_lsize - 1);
+ while (1) {
+ flush_scache_line(a); /* Hit_Writeback_Inv_SD */
+ if (a == end)
+ break;
+ a += sc_lsize;
+ }
+ return;
+ }
+
+ /*
+ * Either no secondary cache or the available caches don't have the
+ * subset property so we have to flush the primary caches
+ * explicitly
+ */
if (size >= dcache_size) {
- flush_cache_all();
+ r4k_blast_dcache();
} else {
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- /* Workaround for R4600 bug. See comment in <asm/war>. */
- __save_and_cli(flags);
- *(volatile unsigned long *)KSEG1;
-#endif
+ unsigned long dc_lsize = current_cpu_data.dcache.linesz;
+ R4600_HIT_CACHEOP_WAR_IMPL;
a = addr & ~(dc_lsize - 1);
- end = (addr + size) & ~(dc_lsize - 1);
+ end = (addr + size - 1) & ~(dc_lsize - 1);
while (1) {
- flush_dcache_line(a); /* Hit_Writeback_Inv_D */
- if (a == end) break;
+ flush_dcache_line(a); /* Hit_Writeback_Inv_D */
+ if (a == end)
+ break;
a += dc_lsize;
}
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- __restore_flags(flags);
-#endif
}
+
bc_wback_inv(addr, size);
}
-static void
-r4k_dma_cache_wback_inv_sc(unsigned long addr, unsigned long size)
+static void r4k_dma_cache_inv(unsigned long addr, unsigned long size)
{
unsigned long end, a;
- if (size >= scache_size) {
- flush_cache_all();
- return;
- }
+ if (cpu_has_subset_pcaches) {
+ unsigned long sc_lsize = current_cpu_data.scache.linesz;
- a = addr & ~(sc_lsize - 1);
- end = (addr + size) & ~(sc_lsize - 1);
- while (1) {
- flush_scache_line(a); /* Hit_Writeback_Inv_SD */
- if (a == end) break;
- a += sc_lsize;
- }
-}
+ if (size >= scache_size) {
+ r4k_blast_scache();
+ return;
+ }
-static void
-r4k_dma_cache_inv_pc(unsigned long addr, unsigned long size)
-{
- unsigned long end, a;
- unsigned int flags;
+ a = addr & ~(sc_lsize - 1);
+ end = (addr + size - 1) & ~(sc_lsize - 1);
+ while (1) {
+ flush_scache_line(a); /* Hit_Writeback_Inv_SD */
+ if (a == end)
+ break;
+ a += sc_lsize;
+ }
+ return;
+ }
if (size >= dcache_size) {
- flush_cache_all();
+ r4k_blast_dcache();
} else {
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- /* Workaround for R4600 bug. See comment above. */
- __save_and_cli(flags);
- *(volatile unsigned long *)KSEG1;
-#endif
+ unsigned long dc_lsize = current_cpu_data.dcache.linesz;
+ R4600_HIT_CACHEOP_WAR_IMPL;
a = addr & ~(dc_lsize - 1);
- end = (addr + size) & ~(dc_lsize - 1);
+ end = (addr + size - 1) & ~(dc_lsize - 1);
while (1) {
- flush_dcache_line(a); /* Hit_Writeback_Inv_D */
- if (a == end) break;
+ flush_dcache_line(a); /* Hit_Writeback_Inv_D */
+ if (a == end)
+ break;
a += dc_lsize;
}
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- __restore_flags(flags);
-#endif
}
bc_inv(addr, size);
}
-
-static void
-r4k_dma_cache_inv_sc(unsigned long addr, unsigned long size)
-{
- unsigned long end, a;
-
- if (size >= scache_size) {
- flush_cache_all();
- return;
- }
-
- a = addr & ~(sc_lsize - 1);
- end = (addr + size) & ~(sc_lsize - 1);
- while (1) {
- flush_scache_line(a); /* Hit_Writeback_Inv_SD */
- if (a == end) break;
- a += sc_lsize;
- }
-}
+#endif /* CONFIG_NONCOHERENT_IO */
/*
* While we're protected against bad userland addresses we don't care
@@ -1157,170 +683,357 @@
*/
static void r4k_flush_cache_sigtramp(unsigned long addr)
{
-#ifdef R4600_V1_HIT_DCACHE_WAR
- unsigned long flags;
+ unsigned long ic_lsize = current_cpu_data.icache.linesz;
+ unsigned long dc_lsize = current_cpu_data.dcache.linesz;
- __save_and_cli(flags);
- __asm__ __volatile__("nop;nop;nop;nop");
-#endif
+ R4600_HIT_CACHEOP_WAR_IMPL;
protected_writeback_dcache_line(addr & ~(dc_lsize - 1));
protected_flush_icache_line(addr & ~(ic_lsize - 1));
-#ifdef R4600_V1_HIT_DCACHE_WAR
- __restore_flags(flags);
-#endif
+ if (MIPS4K_ICACHE_REFILL_WAR) {
+ __asm__ __volatile__ (
+ ".set push\n\t"
+ ".set noat\n\t"
+ ".set mips3\n\t"
+#if CONFIG_MIPS32
+ "la $at,1f\n\t"
+#endif
+#if CONFIG_MIPS64
+ "dla $at,1f\n\t"
+#endif
+ "cache %0,($at)\n\t"
+ "nop; nop; nop\n"
+ "1:\n\t"
+ ".set pop"
+ :
+ : "i" (Hit_Invalidate_I));
+ }
+ if (MIPS_CACHE_SYNC_WAR)
+ __asm__ __volatile__ ("sync");
+}
+
+static void r4k_flush_icache_all(void)
+{
+ if (cpu_has_vtag_icache)
+ r4k_blast_icache();
+}
+
+static inline void rm7k_erratum31(void)
+{
+ const unsigned long ic_lsize = 32;
+ unsigned long addr;
+
+ /* RM7000 erratum #31. The icache is screwed at startup. */
+ write_c0_taglo(0);
+ write_c0_taghi(0);
+
+ for (addr = KSEG0; addr <= KSEG0 + 4096; addr += ic_lsize) {
+ __asm__ __volatile__ (
+ ".set noreorder\n\t"
+ ".set mips3\n\t"
+ "cache\t%1, 0(%0)\n\t"
+ "cache\t%1, 0x1000(%0)\n\t"
+ "cache\t%1, 0x2000(%0)\n\t"
+ "cache\t%1, 0x3000(%0)\n\t"
+ "cache\t%2, 0(%0)\n\t"
+ "cache\t%2, 0x1000(%0)\n\t"
+ "cache\t%2, 0x2000(%0)\n\t"
+ "cache\t%2, 0x3000(%0)\n\t"
+ "cache\t%1, 0(%0)\n\t"
+ "cache\t%1, 0x1000(%0)\n\t"
+ "cache\t%1, 0x2000(%0)\n\t"
+ "cache\t%1, 0x3000(%0)\n\t"
+ ".set\tmips0\n\t"
+ ".set\treorder\n\t"
+ :
+ : "r" (addr), "i" (Index_Store_Tag_I), "i" (Fill));
+ }
}
-static void r4600v20k_flush_cache_sigtramp(unsigned long addr)
+static char *way_string[] = { NULL, "direct mapped", "2-way", "3-way", "4-way",
+ "5-way", "6-way", "7-way", "8-way"
+};
+
+static void __init probe_pcache(void)
{
- unsigned int flags;
+ struct cpuinfo_mips *c = ¤t_cpu_data;
+ unsigned int config = read_c0_config();
+ unsigned int prid = read_c0_prid();
+ unsigned long config1;
+ unsigned int lsize;
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- __save_and_cli(flags);
+ switch (c->cputype) {
+ case CPU_R4600: /* QED style two way caches? */
+ case CPU_R4700:
+ case CPU_R5000:
+ case CPU_NEVADA:
+ icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 2;
+ c->icache.waybit = ffs(icache_size/2) - 1;
+
+ dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 2;
+ c->dcache.waybit= ffs(dcache_size/2) - 1;
+ break;
- /* Clear internal cache refill buffer */
- *(volatile unsigned int *)KSEG1;
-#endif
+ case CPU_R5432:
+ case CPU_R5500:
+ icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 2;
+ c->icache.waybit= 0;
+
+ dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 2;
+ c->dcache.waybit = 0;
+ break;
- protected_writeback_dcache_line(addr & ~(dc_lsize - 1));
- protected_flush_icache_line(addr & ~(ic_lsize - 1));
+ case CPU_TX49XX:
+ icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 4;
+ c->icache.waybit= 0;
+
+ dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 4;
+ c->dcache.waybit = 0;
+ break;
-#ifdef R4600_V2_HIT_CACHEOP_WAR
- __restore_flags(flags);
-#endif
-}
+ case CPU_R4000PC:
+ case CPU_R4000SC:
+ case CPU_R4000MC:
+ case CPU_R4400PC:
+ case CPU_R4400SC:
+ case CPU_R4400MC:
+ case CPU_R4300:
+ icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 1;
+ c->icache.waybit = 0; /* doesn't matter */
+
+ dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 1;
+ c->dcache.waybit = 0; /* does not matter */
+ break;
-/* Detect and size the various r4k caches. */
-static void __init probe_icache(unsigned long config)
-{
- switch (mips_cpu.cputype) {
- case CPU_VR41XX:
- case CPU_VR4111:
- case CPU_VR4121:
- case CPU_VR4122:
- case CPU_VR4131:
- case CPU_VR4181:
- case CPU_VR4181A:
- icache_size = 1 << (10 + ((config >> 9) & 7));
- break;
- default:
- icache_size = 1 << (12 + ((config >> 9) & 7));
- break;
- }
- ic_lsize = 16 << ((config >> 5) & 1);
-
- printk("Primary instruction cache %dkb, linesize %d bytes.\n",
- icache_size >> 10, ic_lsize);
-}
-
-static void __init probe_dcache(unsigned long config)
-{
- switch (mips_cpu.cputype) {
- case CPU_VR41XX:
- case CPU_VR4111:
- case CPU_VR4121:
- case CPU_VR4122:
- case CPU_VR4131:
- case CPU_VR4181:
- case CPU_VR4181A:
- dcache_size = 1 << (10 + ((config >> 6) & 7));
- break;
- default:
- dcache_size = 1 << (12 + ((config >> 6) & 7));
- break;
- }
- dc_lsize = 16 << ((config >> 4) & 1);
-
- printk("Primary data cache %dkb, linesize %d bytes.\n",
- dcache_size >> 10, dc_lsize);
-}
+ case CPU_R10000:
+ case CPU_R12000:
+ icache_size = 1 << (12 + ((config & R10K_CONF_IC) >> 29));
+ c->icache.linesz = 64;
+ c->icache.ways = 2;
+ c->icache.waybit = 0;
+
+ dcache_size = 1 << (12 + ((config & R10K_CONF_DC) >> 26));
+ c->dcache.linesz = 32;
+ c->dcache.ways = 2;
+ c->dcache.waybit = 0;
+ break;
+
+ case CPU_VR4131:
+ icache_size = 1 << (10 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 2;
+ c->icache.waybit = ffs(icache_size/2) - 1;
+
+ dcache_size = 1 << (10 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 2;
+ c->dcache.waybit = ffs(dcache_size/2) - 1;
+ break;
+
+ case CPU_VR41XX:
+ case CPU_VR4111:
+ case CPU_VR4121:
+ case CPU_VR4122:
+ case CPU_VR4181:
+ case CPU_VR4181A:
+ icache_size = 1 << (10 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 1;
+ c->icache.waybit = 0; /* doesn't matter */
+
+ dcache_size = 1 << (10 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 1;
+ c->dcache.waybit = 0; /* does not matter */
+ break;
+
+ case CPU_RM7000:
+ rm7k_erratum31();
+
+ icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
+ c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
+ c->icache.ways = 4;
+ c->icache.waybit = ffs(icache_size / c->icache.ways) - 1;
+
+ dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
+ c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
+ c->dcache.ways = 4;
+ c->dcache.waybit = ffs(dcache_size / c->dcache.ways) - 1;
+ break;
+
+ default:
+ if (!(config & MIPS_CONF_M))
+ panic("Don't know how to probe P-caches on this cpu.");
+
+ /*
+ * So we seem to be a MIPS32 or MIPS64 CPU
+ * So let's probe the I-cache ...
+ */
+ config1 = read_c0_config1();
+
+ if ((lsize = ((config1 >> 19) & 7)))
+ c->icache.linesz = 2 << lsize;
+ else
+ c->icache.linesz = lsize;
+ c->icache.sets = 64 << ((config1 >> 22) & 7);
+ c->icache.ways = 1 + ((config1 >> 16) & 7);
+
+ icache_size = c->icache.sets *
+ c->icache.ways *
+ c->icache.linesz;
+ c->icache.waybit = ffs(icache_size/c->icache.ways) - 1;
+
+ /*
+ * Now probe the MIPS32 / MIPS64 data cache.
+ */
+ c->dcache.flags = 0;
+
+ if ((lsize = ((config1 >> 10) & 7)))
+ c->dcache.linesz = 2 << lsize;
+ else
+ c->dcache.linesz= lsize;
+ c->dcache.sets = 64 << ((config1 >> 13) & 7);
+ c->dcache.ways = 1 + ((config1 >> 7) & 7);
+
+ dcache_size = c->dcache.sets *
+ c->dcache.ways *
+ c->dcache.linesz;
+ c->dcache.waybit = ffs(dcache_size/c->dcache.ways) - 1;
+ break;
+ }
+
+ /*
+ * Processor configuration sanity check for the R4000SC erratum
+ * #5. With page sizes larger than 32kB there is no possibility
+ * to get a VCE exception anymore so we don't care about this
+ * misconfiguration. The case is rather theoretical anyway;
+ * presumably no vendor is shipping his hardware in the "bad"
+ * configuration.
+ */
+ if ((prid & 0xff00) == PRID_IMP_R4000 && (prid & 0xff) < 0x40 &&
+ !(config & CONF_SC) && c->icache.linesz != 16 &&
+ PAGE_SIZE <= 0x8000)
+ panic("Improper R4000SC processor configuration detected");
+
+ /* compute a couple of other cache variables */
+ c->icache.waysize = icache_size / c->icache.ways;
+ c->dcache.waysize = dcache_size / c->dcache.ways;
+
+ c->icache.sets = icache_size / (c->icache.linesz * c->icache.ways);
+ c->dcache.sets = dcache_size / (c->dcache.linesz * c->dcache.ways);
+
+ /*
+ * R10000 and R12000 P-caches are odd in a positive way. They're 32kB
+ * 2-way virtually indexed so normally would suffer from aliases. So
+ * normally they'd suffer from aliases but magic in the hardware deals
+ * with that for us so we don't need to take care ourselves.
+ */
+ if (c->cputype != CPU_R10000 && c->cputype != CPU_R12000)
+ if (c->dcache.waysize > PAGE_SIZE)
+ c->dcache.flags |= MIPS_CACHE_ALIASES;
+
+ if (config & 0x8) /* VI bit */
+ c->icache.flags |= MIPS_CACHE_VTAG;
+
+ switch (c->cputype) {
+ case CPU_20KC:
+ /*
+ * Some older 20Kc chips doesn't have the 'VI' bit in
+ * the config register.
+ */
+ c->icache.flags |= MIPS_CACHE_VTAG;
+ break;
+
+ case CPU_AU1500:
+ c->icache.flags |= MIPS_CACHE_IC_F_DC;
+ break;
+ }
+
+ printk("Primary instruction cache %ldkB, %s, %s, linesize %d bytes.\n",
+ icache_size >> 10,
+ cpu_has_vtag_icache ? "virtually tagged" : "physically tagged",
+ way_string[c->icache.ways], c->icache.linesz);
+ printk("Primary data cache %ldkB %s, linesize %d bytes.\n",
+ dcache_size >> 10, way_string[c->dcache.ways], c->dcache.linesz);
+}
-/* If you even _breathe_ on this function, look at the gcc output
- * and make sure it does not pop things on and off the stack for
- * the cache sizing loop that executes in KSEG1 space or else
- * you will crash and burn badly. You have been warned.
+/*
+ * If you even _breathe_ on this function, look at the gcc output and make sure
+ * it does not pop things on and off the stack for the cache sizing loop that
+ * executes in KSEG1 space or else you will crash and burn badly. You have
+ * been warned.
*/
-static int __init probe_scache(unsigned long config)
+static int __init probe_scache(void)
{
extern unsigned long stext;
unsigned long flags, addr, begin, end, pow2;
+ unsigned int config = read_c0_config();
+ struct cpuinfo_mips *c = ¤t_cpu_data;
int tmp;
- tmp = ((config >> 17) & 1);
- if(tmp)
+ if (config & CONF_SC)
return 0;
- tmp = ((config >> 22) & 3);
- switch(tmp) {
- case 0:
- sc_lsize = 16;
- break;
- case 1:
- sc_lsize = 32;
- break;
- case 2:
- sc_lsize = 64;
- break;
- case 3:
- sc_lsize = 128;
- break;
- }
begin = (unsigned long) &stext;
begin &= ~((4 * 1024 * 1024) - 1);
end = begin + (4 * 1024 * 1024);
- /* This is such a bitch, you'd think they would make it
- * easy to do this. Away you daemons of stupidity!
+ /*
+ * This is such a bitch, you'd think they would make it easy to do
+ * this. Away you daemons of stupidity!
*/
- __save_and_cli(flags);
+ local_irq_save(flags);
/* Fill each size-multiple cache line with a valid tag. */
pow2 = (64 * 1024);
- for(addr = begin; addr < end; addr = (begin + pow2)) {
+ for (addr = begin; addr < end; addr = (begin + pow2)) {
unsigned long *p = (unsigned long *) addr;
__asm__ __volatile__("nop" : : "r" (*p)); /* whee... */
pow2 <<= 1;
}
/* Load first line with zero (therefore invalid) tag. */
- set_taglo(0);
- set_taghi(0);
+ write_c0_taglo(0);
+ write_c0_taghi(0);
__asm__ __volatile__("nop; nop; nop; nop;"); /* avoid the hazard */
- __asm__ __volatile__("\n\t.set noreorder\n\t"
- ".set mips3\n\t"
- "cache 8, (%0)\n\t"
- ".set mips0\n\t"
- ".set reorder\n\t" : : "r" (begin));
- __asm__ __volatile__("\n\t.set noreorder\n\t"
- ".set mips3\n\t"
- "cache 9, (%0)\n\t"
- ".set mips0\n\t"
- ".set reorder\n\t" : : "r" (begin));
- __asm__ __volatile__("\n\t.set noreorder\n\t"
- ".set mips3\n\t"
- "cache 11, (%0)\n\t"
- ".set mips0\n\t"
- ".set reorder\n\t" : : "r" (begin));
+ cache_op(Index_Store_Tag_I, begin);
+ cache_op(Index_Store_Tag_D, begin);
+ cache_op(Index_Store_Tag_SD, begin);
/* Now search for the wrap around point. */
pow2 = (128 * 1024);
tmp = 0;
- for(addr = (begin + (128 * 1024)); addr < (end); addr = (begin + pow2)) {
- __asm__ __volatile__("\n\t.set noreorder\n\t"
- ".set mips3\n\t"
- "cache 7, (%0)\n\t"
- ".set mips0\n\t"
- ".set reorder\n\t" : : "r" (addr));
+ for (addr = begin + (128 * 1024); addr < end; addr = begin + pow2) {
+ cache_op(Index_Load_Tag_SD, addr);
__asm__ __volatile__("nop; nop; nop; nop;"); /* hazard... */
- if(!get_taglo())
+ if (!read_c0_taglo())
break;
pow2 <<= 1;
}
- __restore_flags(flags);
+ local_irq_restore(flags);
addr -= begin;
- printk("Secondary cache sized at %dK linesize %d bytes.\n",
- (int) (addr >> 10), sc_lsize);
+
scache_size = addr;
+ c->scache.linesz = 16 << ((config & R4K_CONF_SB) >> 22);
+ c->scache.ways = 1;
+ c->dcache.waybit = 0; /* does not matter */
+
return 1;
}
@@ -1328,183 +1041,210 @@
{
unsigned int prid;
- switch(dc_lsize) {
+ switch (current_cpu_data.dcache.linesz) {
case 16:
- _clear_page = r4k_clear_page_d16;
+ if (cpu_has_64bits)
+ _clear_page = r4k_clear_page_d16;
+ else
+ _clear_page = r4k_clear_page32_d16;
_copy_page = r4k_copy_page_d16;
- _flush_cache_all = r4k_flush_cache_all_d16i16;
- _flush_cache_mm = r4k_flush_cache_mm_d16i16;
- _flush_cache_range = r4k_flush_cache_range_d16i16;
- _flush_cache_page = r4k_flush_cache_page_d16i16;
- _flush_page_to_ram = r4k_flush_page_to_ram_d16;
+
break;
case 32:
- prid = read_32bit_cp0_register(CP0_PRID) & 0xfff0;
+ prid = read_c0_prid() & 0xfff0;
if (prid == 0x2010) { /* R4600 V1.7 */
_clear_page = r4k_clear_page_r4600_v1;
_copy_page = r4k_copy_page_r4600_v1;
- _flush_page_to_ram = r4k_flush_page_to_ram_d32_r4600;
} else if (prid == 0x2020) { /* R4600 V2.0 */
_clear_page = r4k_clear_page_r4600_v2;
_copy_page = r4k_copy_page_r4600_v2;
- _flush_page_to_ram = r4k_flush_page_to_ram_d32;
} else {
- _clear_page = r4k_clear_page_d32;
+ if (cpu_has_64bits)
+ _clear_page = r4k_clear_page_d32;
+ else
+ _clear_page = r4k_clear_page32_d32;
_copy_page = r4k_copy_page_d32;
- _flush_page_to_ram = r4k_flush_page_to_ram_d32;
}
- _flush_cache_all = r4k_flush_cache_all_d32i32;
- _flush_cache_mm = r4k_flush_cache_mm_d32i32;
- _flush_cache_range = r4k_flush_cache_range_d32i32;
- _flush_cache_page = r4k_flush_cache_page_d32i32;
break;
}
- ___flush_cache_all = _flush_cache_all;
-
- _flush_icache_page = r4k_flush_icache_page_p;
-
- _dma_cache_wback_inv = r4k_dma_cache_wback_inv_pc;
- _dma_cache_wback = r4k_dma_cache_wback_inv_pc;
- _dma_cache_inv = r4k_dma_cache_inv_pc;
}
static void __init setup_scache_funcs(void)
{
- switch(sc_lsize) {
+ struct cpuinfo_mips *c = ¤t_cpu_data;
+
+ if (c->dcache.linesz > c->scache.linesz)
+ panic("Invalid primary cache configuration detected");
+
+ if (c->cputype == CPU_R10000 || c->cputype == CPU_R12000) {
+ _clear_page = andes_clear_page;
+ _copy_page = andes_copy_page;
+ return;
+ }
+
+ switch (c->scache.linesz) {
case 16:
- switch(dc_lsize) {
- case 16:
- _flush_cache_all = r4k_flush_cache_all_s16d16i16;
- _flush_cache_mm = r4k_flush_cache_mm_s16d16i16;
- _flush_cache_range = r4k_flush_cache_range_s16d16i16;
- _flush_cache_page = r4k_flush_cache_page_s16d16i16;
- break;
- case 32:
- panic("Invalid cache configuration detected");
- };
- _flush_page_to_ram = r4k_flush_page_to_ram_s16;
_clear_page = r4k_clear_page_s16;
_copy_page = r4k_copy_page_s16;
break;
case 32:
- switch(dc_lsize) {
- case 16:
- _flush_cache_all = r4k_flush_cache_all_s32d16i16;
- _flush_cache_mm = r4k_flush_cache_mm_s32d16i16;
- _flush_cache_range = r4k_flush_cache_range_s32d16i16;
- _flush_cache_page = r4k_flush_cache_page_s32d16i16;
- break;
- case 32:
- _flush_cache_all = r4k_flush_cache_all_s32d32i32;
- _flush_cache_mm = r4k_flush_cache_mm_s32d32i32;
- _flush_cache_range = r4k_flush_cache_range_s32d32i32;
- _flush_cache_page = r4k_flush_cache_page_s32d32i32;
- break;
- };
- _flush_page_to_ram = r4k_flush_page_to_ram_s32;
_clear_page = r4k_clear_page_s32;
_copy_page = r4k_copy_page_s32;
break;
case 64:
- switch(dc_lsize) {
- case 16:
- _flush_cache_all = r4k_flush_cache_all_s64d16i16;
- _flush_cache_mm = r4k_flush_cache_mm_s64d16i16;
- _flush_cache_range = r4k_flush_cache_range_s64d16i16;
- _flush_cache_page = r4k_flush_cache_page_s64d16i16;
- break;
- case 32:
- _flush_cache_all = r4k_flush_cache_all_s64d32i32;
- _flush_cache_mm = r4k_flush_cache_mm_s64d32i32;
- _flush_cache_range = r4k_flush_cache_range_s64d32i32;
- _flush_cache_page = r4k_flush_cache_page_s64d32i32;
- break;
- };
- _flush_page_to_ram = r4k_flush_page_to_ram_s64;
_clear_page = r4k_clear_page_s64;
_copy_page = r4k_copy_page_s64;
break;
case 128:
- switch(dc_lsize) {
- case 16:
- _flush_cache_all = r4k_flush_cache_all_s128d16i16;
- _flush_cache_mm = r4k_flush_cache_mm_s128d16i16;
- _flush_cache_range = r4k_flush_cache_range_s128d16i16;
- _flush_cache_page = r4k_flush_cache_page_s128d16i16;
- break;
- case 32:
- _flush_cache_all = r4k_flush_cache_all_s128d32i32;
- _flush_cache_mm = r4k_flush_cache_mm_s128d32i32;
- _flush_cache_range = r4k_flush_cache_range_s128d32i32;
- _flush_cache_page = r4k_flush_cache_page_s128d32i32;
- break;
- };
- _flush_page_to_ram = r4k_flush_page_to_ram_s128;
_clear_page = r4k_clear_page_s128;
_copy_page = r4k_copy_page_s128;
break;
}
- ___flush_cache_all = _flush_cache_all;
- _flush_icache_page = r4k_flush_icache_page_s;
- _dma_cache_wback_inv = r4k_dma_cache_wback_inv_sc;
- _dma_cache_wback = r4k_dma_cache_wback_inv_sc;
- _dma_cache_inv = r4k_dma_cache_inv_sc;
}
typedef int (*probe_func_t)(unsigned long);
+extern int r5k_sc_init(void);
+extern int rm7k_sc_init(void);
-static inline void __init setup_scache(unsigned int config)
+static void __init setup_scache(void)
{
+ struct cpuinfo_mips *c = ¤t_cpu_data;
+ unsigned int config = read_c0_config();
probe_func_t probe_scache_kseg1;
int sc_present = 0;
- /* Maybe the cpu knows about a l2 cache? */
- probe_scache_kseg1 = (probe_func_t) (KSEG1ADDR(&probe_scache));
- sc_present = probe_scache_kseg1(config);
+ /*
+ * Do the probing thing on R4000SC and R4400SC processors. Other
+ * processors don't have a S-cache that would be relevant to the
+ * Linux memory managment.
+ */
+ switch (c->cputype) {
+ case CPU_R4000PC:
+ case CPU_R4000SC:
+ case CPU_R4000MC:
+ case CPU_R4400PC:
+ case CPU_R4400SC:
+ case CPU_R4400MC:
+ probe_scache_kseg1 = (probe_func_t) (KSEG1ADDR(&probe_scache));
+ sc_present = probe_scache_kseg1(config);
+ break;
- if (!sc_present) {
- setup_noscache_funcs();
- return;
- }
+ case CPU_R10000:
+ case CPU_R12000:
+ scache_size = 0x80000 << ((config & R10K_CONF_SS) >> 16);
+ c->scache.linesz = 64 << ((config >> 13) & 1);
+ c->scache.ways = 2;
+ c->scache.waybit= 0;
+ sc_present = 1;
+ break;
- switch(mips_cpu.cputype) {
case CPU_R5000:
case CPU_NEVADA:
- setup_noscache_funcs();
-#if defined(CONFIG_CPU_R5000) || defined(CONFIG_CPU_NEVADA)
- r5k_sc_init();
+ setup_noscache_funcs();
+#ifdef CONFIG_R5000_CPU_SCACHE
+ r5k_sc_init();
#endif
- break;
+ return;
+
+ case CPU_RM7000:
+ setup_noscache_funcs();
+#ifdef CONFIG_RM7000_CPU_SCACHE
+ rm7k_sc_init();
+#endif
+ return;
+
default:
- setup_scache_funcs();
+ sc_present = 0;
+ }
+
+ if (!sc_present) {
+ setup_noscache_funcs();
+ return;
}
+ if ((c->isa_level == MIPS_CPU_ISA_M32 ||
+ c->isa_level == MIPS_CPU_ISA_M64) &&
+ !(c->scache.flags & MIPS_CACHE_NOT_PRESENT))
+ panic("Dunno how to handle MIPS32 / MIPS64 second level cache");
+
+ /* compute a couple of other cache variables */
+ c->scache.waysize = scache_size / c->scache.ways;
+
+ c->scache.sets = scache_size / (c->scache.linesz * c->scache.ways);
+ printk("Unified secondary cache %ldkB %s, linesize %d bytes.\n",
+ scache_size >> 10, way_string[c->scache.ways], c->scache.linesz);
+
+ c->options |= MIPS_CPU_SUBSET_CACHES;
+ setup_scache_funcs();
}
-void __init ld_mmu_r4xx0(void)
+static inline void coherency_setup(void)
{
- unsigned long config = read_32bit_cp0_register(CP0_CONFIG);
+ change_c0_config(CONF_CM_CMASK, CONF_CM_DEFAULT);
- change_cp0_config(CONF_CM_CMASK | CONF_CU, CONF_CM_DEFAULT);
+ /*
+ * c0_status.cu=0 specifies that updates by the sc instruction use
+ * the coherency mode specified by the TLB; 1 means cachable
+ * coherent update on write will be used. Not all processors have
+ * this bit and; some wire it to zero, others like Toshiba had the
+ * silly idea of putting something else there ...
+ */
+ switch (current_cpu_data.cputype) {
+ case CPU_R4000PC:
+ case CPU_R4000SC:
+ case CPU_R4000MC:
+ case CPU_R4400PC:
+ case CPU_R4400SC:
+ case CPU_R4400MC:
+ clear_c0_config(CONF_CU);
+ break;
+ }
- probe_icache(config);
- probe_dcache(config);
- setup_scache(config);
+}
- switch(mips_cpu.cputype) {
- case CPU_R4600: /* QED style two way caches? */
- case CPU_R4700:
- case CPU_R5000:
- case CPU_NEVADA:
- _flush_cache_page = r4k_flush_cache_page_d32i32_r4600;
- }
+void __init ld_mmu_r4xx0(void)
+{
+ extern char except_vec2_generic;
+ struct cpuinfo_mips *c = ¤t_cpu_data;
- _flush_cache_sigtramp = r4k_flush_cache_sigtramp;
- _flush_icache_range = r4k_flush_icache_range; /* Ouch */
- if ((read_32bit_cp0_register(CP0_PRID) & 0xfff0) == 0x2020) {
- _flush_cache_sigtramp = r4600v20k_flush_cache_sigtramp;
- }
+ /* Default cache error handler for R4000 and R5000 family */
+ memcpy((void *)(KSEG0 + 0x100), &except_vec2_generic, 0x80);
+ memcpy((void *)(KSEG1 + 0x100), &except_vec2_generic, 0x80);
+
+ probe_pcache();
+ setup_scache();
+ coherency_setup();
+
+ if (c->dcache.sets * c->dcache.ways > PAGE_SIZE)
+ c->dcache.flags |= MIPS_CACHE_ALIASES;
+
+ /*
+ * Some MIPS32 and MIPS64 processors have physically indexed caches.
+ * This code supports virtually indexed processors and will be
+ * unnecessarily inefficient on physically indexed processors.
+ */
+ shm_align_mask = max_t( unsigned long,
+ c->dcache.sets * c->dcache.linesz - 1,
+ PAGE_SIZE - 1);
+
+ _flush_cache_all = r4k_flush_cache_all;
+ ___flush_cache_all = r4k___flush_cache_all;
+ _flush_cache_mm = r4k_flush_cache_mm;
+ _flush_cache_page = r4k_flush_cache_page;
+ _flush_icache_page = r4k_flush_icache_page;
+ _flush_cache_range = r4k_flush_cache_range;
+
+ _flush_cache_sigtramp = r4k_flush_cache_sigtramp;
+ _flush_icache_all = r4k_flush_icache_all;
+ _flush_data_cache_page = r4k_flush_data_cache_page;
+ _flush_icache_range = r4k_flush_icache_range;
+
+#ifdef CONFIG_NONCOHERENT_IO
+ _dma_cache_wback_inv = r4k_dma_cache_wback_inv;
+ _dma_cache_wback = r4k_dma_cache_wback_inv;
+ _dma_cache_inv = r4k_dma_cache_inv;
+#endif
__flush_cache_all();
}
FUNET's LINUX-ADM group, linux-adm@nic.funet.fi
TCL-scripts by Sam Shen (who was at: slshen@lbl.gov)